



Applications Note: SY50133

Flyback Regulator


With Primary Side CV/CC Control For Adapters and Chargers

Preliminary Specification

General Description

SY50133 is a single stage Flyback controller targeting at Constant Current/Constant Voltage (CC/CV) applications. It integrates a 600V MOSFET to decrease physical volume. Both the output current and voltage are sensed by primary side signal process. SY50133 operates quasi-resonant mode and adaptive PWM/PFM control for highest average efficiency. In addition, SY50133 has cable compensation to regulate the output voltage for better load regulation at cable terminal.

Ordering Information



Ordering Number	Package type	Note
SY50133FAC	SO8	

Features

- Very tight PSR CC/CV regulation over entire operating range
- QR-mode operation for high efficiency
- PWM/PFM control for higher average efficiency
- Internal CC/CV loop compensation
- The self-adaption compensation for better stability
- Fast dynamic load transient response
- Cable compensation for better load regulation
- Low start up current: 4μA Max
- · Reliable protections for OVP, SCP, OTP
- · Reliable protections for safety requirement
- Integrated 600V MOSFET
- Compact package: SO8

Applications

- AC/DC adapters
- Battery Chargers

Recommended operating output power				
Products 90~264Vac 176~264Vac				
SY50133	10W	13W		

Typical Applications





Figure 1. Schematic Diagram





Pinout (top view)



(SO8)

Top Mark: ATKxyz (device code: ATK, x=year code, y=week code, z= lot number code)


Pin	Name	Description
1	VIN	Power supply pin.
2	GND	Ground pin.
3	VSEN	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor divider and detects the inductor current zero crossing point.
4	ISEN	Current sense pin. Connect this pin to the source of the primary switch.
5	DRAIN	Drain of the internal power MOSFET.
6	DRAIN	Drain of the internal power MOSFET.
7	DRAIN	Drain of the internal power MOSFET.
8	DRAIN	Drain of the internal power MOSFET.





Absolute Maximum Ratings (Note 1)	
VIN	
VINVSEN	
ISEN	
Supply Current I _{VIN}	
DRAIN	
Power Dissipation, @ T _A = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ JA	125°C/W
SO8, θ JC	60°C/W
Junction Temperature Range	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
Recommended Operating Conditions (Note 3)	
VIN	
ISEN	~ · - ·
Junction Temperature Range	
Ambient Temperature Range	

Block Diagram





Electrical Characteristics

 $(V_{IN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section						•
Input voltage range	V_{VIN}		9		17.5	V
VINturn-on threshold	V _{VIN,ON}			14.7		V
VINturn-off threshold	V _{VIN,OFF}			7		V
VIN OVP voltage	V _{VIN,OVP}			17.5		V
Start up Current	I_{ST}	V _{VIN} <v<sub>VIN,OFF</v<sub>			4	μA
Operating Current	I_{VIN}	$C_L=100pF, f=100kHz$		1		mA
Quiescent Current	IQ	CL=0, f=2kHz		200		μΑ
Shunt current in OVP mode	$I_{VIN,OVP}$	$V_{VIN} > V_{VIN,OVP}$		7.5		mA
Current feedback modulator Secti	on					
Internal reference voltage	V_{REF}		-1.5%	0.42	+1.5%	V
ISEN pin Section						
Current limit Voltage	V	VFBV<0.4V		0.5		V
Current mint voltage	$V_{ISEN,LIM}$	VFBV>0.4V	-5%	1	+5%	V
Latch Voltage for ISEN	$V_{ISEN,EX}$			2		V
VSEN pin Section						
OVP voltage threshold	$V_{VSEN,OVP}$		-5%	1.5	+5%	V
Internal reference voltage	$V_{VSEN,REF}$		-1.5%	1.25	+1.5%	V
Cable Compensation coefficient	K ₃			8.75		μA/V
Integrated MOSFET Section						
Breakdown Voltage	V_{BV}	$V_{GS} = 0V, I_{DS} = 250 \mu A$	600			V
Gate Driver Section						
Gate driver voltage	V_{Gate}			12		V
Max. source current	I _{SOURCE,max} .			30		mA
Max. sink current	I _{SINK,max.}			185		mA
Max ON Time	$t_{ON,MAX}$	Vcomp=2.5V		24		μs
Min ON Time	t _{ON,MIN}				300	ns
Max OFF Time	t _{OFF,MAX}			500		μs
Maximum switching frequency	f_{MAX}			115		kHz
Thermal Section						
Thermal Shutdown Temperature	T_{SD}			150		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on "2 x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than $V_{VIN,ON}$ voltage then turn down to 12V.





Operation

SY50133 is a high performance Flyback controller with primary side control and constant current and constant voltage regulation.

It integrates a 600V MOSFET to decrease physical volume.

The Device provides primary side control to eliminate the opto-isolators or the secondary feedback circuits, which would cut down the cost of the system.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the integrated MOSFET at voltage valley; the start up current of the device is rather small (4 μ A typically) to reduce the standby power loss further.

In order to improve the stability, the self-adaption compensation is applied.

The device provides reliable protections such as Over Voltage Protection (OVP), Short Circuit Protection (SCP), Over Temperature Protection (OTP), Output voltage OVP protection, VSEN pin short protection, etc.

SY50133 can be applied in AC/DC adapters, Battery Chargers and other consumer electronics.


SY50133 is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VIN} rises up to V_{VIN-ON} , the internal blocks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain V_{VIN} above $V_{VIN-OFF}$.

The whole start up procedure is divided into two sections shown in Fig.2. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .



The start up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V_{\scriptscriptstyle BUS}}{I_{\scriptscriptstyle VIN_{\scriptscriptstyle OVP}}}{<}R_{\scriptscriptstyle ST}<\frac{V_{\scriptscriptstyle BUS}}{I_{\scriptscriptstyle ST}}\left(1\right)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN ON}} (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, $V_{\rm VIN}$ will drop down. Once $V_{\rm VIN}$ is below $V_{\rm VIN-OFF}$, the IC will stop working.

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for Flyback converter.




Fig.3 QR mode operation

The voltage across drain and source of the primary integrated MOSFET is reflected by the auxiliary winding of the Flyback transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary integrated MOSFET is at voltage valley, the MOSFET would be turned on.

Output Voltage Control

In order to achieve primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.




Fig.4 VSEN pin connection

As shown in Fig.5, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D,F}) \times \frac{N_{AUX}}{N_s}$$
 (3)

 N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; $V_{D,F}$ is the forward voltage of the power diode.

At the current zero-crossing point, $V_{D,F}$ is nearly zero, so V_{OUT} is proportional with V_{AUX} exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{\text{VSEN,REF}}}{V_{\text{OUT}}} = \frac{R_{\text{VSEND}}}{R_{\text{VSENU}} + R_{\text{VSEND}}} \times \frac{N_{\text{AUX}}}{N_{\text{S}}} \tag{4}$$

Where $V_{\text{VSEN},\text{REF}}$ is the internal voltage reference.




Fig.5 Auxiliary winding voltage waveforms

Output Current Control

The output current is regulated by SY50133 with primary side detection technology, the maximum output current $I_{\text{OUT,LIM}}$ can be set by

$$I_{OUT,LIM} = \frac{k_1 \times V_{REF} \times N_{PS}}{R_s} (5)$$

Where k_1 is the output current weight coefficient; V_{REF} is the internal reference voltage; R_S is the current sense recistor.

 k_1 and V_{REF} are all internal constant parameters, $I_{\text{OUT,LIM}}$ can be programmed by N_{PS} and R_{S} .

$$R_{\rm S} = \frac{k_1 \times V_{\rm REF} \times N_{\rm PS}}{I_{\rm OUT}}$$
 (6)

 K_1 is set to 0.5

When over current operation or short circuit operation happens, the output current will be limited at $I_{OUT,LIM}$. The V-I curve is shown as Fig.6.




Fig.6 V-I curve

The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage $\Delta V_{\rm ISEN-C}$ is added to ISEN pin during ON time to improve such performance. This $\Delta V_{\rm ISEN-C}$ is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISEN,C}} = V_{\text{BUS}} \times \frac{N_{\text{AUX}}}{N_{\text{P}}} \times \frac{1}{R_{\text{VSENU}}} \times k_2 (7)$$

Where R_{VSENU} is the upper resistor of the divider; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with R_{VSENU} , larger compensation is achieved with smaller R_{VSENU} . Normally, R_{VSENU} ranges from $50k\Omega{\sim}300k\Omega$.

Cable Compensation

SY50133 has cable compensation to regulate the output voltage for better load regulation at cable terminal. When the converter output load increases from no load to full load, the voltage drops on the output cable are compensated by decreasing the voltage feedback signals, which is shown by Fig. 7.




Fig. 7 Cable Compensation

$$R_{\text{Cable}} = 2k_3 \cdot R_S \cdot \frac{N_S}{N_P} \cdot R_{\text{VSENU}} \cdot \frac{N_S}{N_{\text{AUX}}}$$
(8)

k₃ is set to 17.5 u

113 10

The cable compensation effect can be adjusted by change the resistance of R_{VSENU} to achieve good load regulation of different output cables. The larger R_{VSENU} , the stronger cable compensation effect will be achieved.

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. Without valley detection, MOSFET cannot be turned ON until maximum off time is matched. If MOSFET is turned ON by maximum off time matching 64 times continuously, IC will be shut down and enter into hiccup mode. IC won't start up again unless AC supply restarts.

If the output voltage is not low enough to disable valley detection in short condition, hiccup mode won't be triggered.

The voltage of the auxiliary winding is proportional to the output winding, so V_{VIN} will drop down without auxiliary winding supply. Once V_{VIN} is below $V_{VIN,OFF}$, the IC will shut down and be charged again by HV start up. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor R_{AUX} is needed.

Output voltage OVP protection

The secondary maximum voltage is limited by the SY50133.When the VSEN pin signal exceeds 1.5V,SY50133 will stop switching and discharge the VIN voltage. Once V_{VIN} is below $V_{\text{VIN},\text{OFF}}$, the IC will shut down and be charged again by HV start up.

VSEN pin short protection

The SY50133 has a protection against faults caused by a shorted VSEN pin or a shorted pull-down resistor. During start-up, the voltage on the VSEN pin is monitored. In normal situations, the voltage on the VSEN pin reaches the sense protection trigger level.



When the VSEN voltage does not reach this level, the VSEN pin is shorted and the protection is activated. The IC stops switching and discharge the VIN voltage. Once V_{VIN} is below $V_{\text{VIN,OFF}}$, the IC will shut down and be charged again by HV start up.

Power design

A few applications are shown as below.

Products	Input range	Output		Temperature rise
	90Vac~264Vac	10W	5V/2.1A	40°C
SY50133	90Vac~264Vac	12.5W	5V/2.5A	50°C
	90Vac~264Vac	13W	5V/2.6A	60℃

The test is operated in natural cooling condition at 25 $^{\circ}\mathrm{C}$ ambient temperature.

Power Device Design

MOSFET and DIODE

When the operation condition is with maximum input voltage and full load, the voltage stress of integrated MOSFET and secondary power diode is maximized;

$$V_{\text{MOS_DS_MAX}} = \sqrt{2}V_{\text{AC_MAX}} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}$$
(9)
$$V_{\text{D_R_MAX}} = \frac{\sqrt{2}V_{\text{AC_MAX}}}{N_{\text{PS}}} + V_{\text{OUT}}$$
(10)

Where $V_{AC,MAX}$ is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; $V_{D\text{-}F}$ is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of integrated MOSFET and power diode is maximized.

$$I_{\text{MOS PK MAX}} = I_{\text{P PK MAX}} (11)$$

$$I_{MOS RMS MAX} = I_{P RMS MAX} (12)$$

$$I_{D PK MAX} = N_{PS} \times I_{P PK MAX} (13)$$

$$I_{DAVG} = I_{OUT} (14)$$

Where $I_{P.PK-MAX}$ and $I_{P-RMS-MAX}$ are maximum primary peak current and RMS current, which will be introduced later.

Transformer $(N_{PS}$ and $L_{M})$

 N_{PS} is limited by the electrical stress of the internal power MOSFET:

$$N_{PS} \le \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D_F}}$$
 (15)

Where $V_{MOS,(BR)DS}$ is the breakdown voltage of the integrated MOSFET.

In Quasi-Resonant mode, each switching period cycle t_S consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.7.




Fig.8 switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency $f_{S\text{-MIN}}$ is set, the inductance of the transformer could be induced. The design flow is shown as below:

$$N_{PS} \le \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D_F}}$$
 (16)





- **(b)** Preset minimum frequency f_{S-MIN}
- (c) Compute inductor L_{M} and maximum primary peak

$$I_{P,PK,MAX} = \frac{2P_{OUT}}{\eta \times V_{DC,MIN}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D,F})} (17)$$
$$+ \pi \sqrt{\frac{2P_{OUT}}{\eta}} \times C_{Drain} \times f_{S,MIN}$$

$$L_{m} = \frac{2P_{OUT}}{\eta \times I_{P,PK,MAX}^{2} \times f_{S,MIN}} (18)$$

Where C_{Drain} is the parasitic capacitance at drain of integrated MOSFET; η is the efficiency; P_{OUT} is rated full load power

(d) Compute current rising time t₁ and current falling

$$t_{1} = \frac{L_{M} \times I_{P,PK,MAX}}{V_{BUS}} (19)$$

$$t_{2} = \frac{L_{m} \times I_{P,PK,MAX}}{N_{PS} \times (V_{OUT} + V_{D,F})} (20)$$

$$t_{S} = \frac{1}{f_{S,MIN}} (21)$$

(e) Compute primary maximum RMS current I_{P-RMS-MAX} for the transformer fabrication.

$$I_{P,RMS,MAX} = \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_1}{t_S}} (22)$$

(f) Compute secondary maximum peak current $I_{S\text{-PK-MAX}}$ and RMS current $I_{S\text{-RMS-MAX}}$ for the transformer fabrication.

$$I_{S PK MAX} = N_{PS} \times I_{P PK MAX}$$
 (23)

$$I_{S,RMS,MAX} = \frac{\sqrt{3}}{3} N_{PS} \cdot I_{P,PK,MAX} \cdot \sqrt{\frac{t_2}{t_S}}$$
 (24)

Transformer design (N_P,N_S,N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_{M}
Primary maximum current	$I_{P-PK-MAX}$
Primary maximum RMS current	$I_{P-RMS-MAX}$
Secondary maximum RMS current	I _{S-RMS-MAX}

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area A_e
- (b) Preset the maximum magnetic flux ΔB

 $\Delta B = 0.22 \sim 0.26 T$

(c) Compute primary turn N_P

$$N_{p} = \frac{L_{M} \times I_{P_PK_MAX}}{\Delta B \times A_{e}} (25)$$

(d) Compute secondary turn N_s

$$N_{\rm S} = \frac{N_{\rm p}}{N_{\rm pS}} (26)$$

(e) compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}} (27)$$

Where V_{VIN} is the working voltage of VIN pin (11V~15V is recommended).

(f) Select an appropriate wire diameter

With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select appropriate wire to make sure the current density ranges from 4A/mm² to $10A/mm^2$

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Input capacitor CBUS

Generally, the input capacitor C_{BUS} is selected by $C_{BUS} = 2 \sim 3\mu F/W$

Or more accurately by

$$C_{\text{BUS}} = \frac{\arcsin(1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2}V_{\text{AC,MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{\text{OUT}}}{\eta} \times \frac{1}{2f_{\text{IN}}V_{\text{AC,MIN}}^2[1 - (1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2}V_{\text{AC,MIN}}})^2]}$$
(28)

Where ΔV_{BUS} is the voltage ripple of BUS line.





RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{-F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
(29)

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; $V_{D\text{-}F}$ is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S)^2}{P_{RCD}} (30)$$

The C_{RCD} is related with the voltage ripple of the snubber $\Delta V_{\text{C-RCD}}\text{:}$


$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{C RCD}}} (31)$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should

be connected to the BUS line capacitor first, then to the switching circuit.

- (b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.
- (c) The connection of primary ground is recommended as:



Ground ①: ground of BUS line capacitor

Ground 2: ground of bias supply capacitor


Ground ③: ground node of auxiliary winding

Ground 4: ground of signal trace

Ground ⑤: primary ground node of Y capacitor

Ground 6: ground node of current sample resistor.

- (d) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.
- (e) Loop of 'Source pin current sample resistor GND pin' should be kept as small as possible.
- (f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.



Note: Ground node of current sample resistor must be connected to the ground of bus line capacitor

Design Example

A design example of typical application is shown below step by step.(Cable Test)

#1. Identify design specification

Design Specification				
$V_{AC}(RMS)$	90V~264V	V_{OUT}	5V	
I_{OUT}	2.1A	η	85%	

#2. Transformer design (N_{PS}, L_M)

Refer to Power Device Design

Conditions			
V _{AC,MIN}	90V	V _{AC-MAX}	264V
ΔV_{S}	65V	$V_{MOS-(BR)DS}$	600V
P _{OUT} (Max)	10.5W	$V_{D,F}$	0.9V
C_{Drain}	100pF	f_{S-MIN}	60kHz
ΔV_{BUS}	$30\% V_{BUS}$		

(a)Compute turns ratio N_{PS} first

$$\begin{split} N_{PS} & \leq \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}} \\ & = \frac{600V \times 0.9 - \sqrt{2} \times 264V - 65V}{5V + 1.0V} \\ & = 17.228 \end{split}$$

N_{PS} is set to

$$N_{PS} = 17$$

(b)f_{S,MIN} is preset

$$f_{S_MIN} = 60kHz$$

(c) Compute inductor L_M and maximum primary peak current I_{P.PK,MAX}

$$\begin{split} I_{P,PK,MAX} &= \frac{2P_{OUT}}{\eta \times \left(\sqrt{2}V_{AC,MIN} - \Delta V_{BUS}\right)} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D,F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta}} \times C_{Drain} \times f_{S,MIN} \\ &= \frac{2\times 10.5W}{0.85\times (\sqrt{2}\times 90V - 0.3\times \sqrt{2}\times 90V)} + \frac{2\times 10.5W}{0.85\times 17\times (5V + 1V)} + \pi \times \sqrt{\frac{2\times 10.5W}{0.85}} \times 100pF \times 60KHz \\ &= 0.562A \end{split}$$

$$L_{m} = \frac{2P_{OUT}}{\eta \times I_{P,PK,MAX}^{2} \times f_{S,MIN}}$$
$$= \frac{2 \times 10.5W}{0.85 \times (0.563A)^{2} \times 65kHz}$$
$$= 1.304mH$$

Set: $L_m=1.30mH$

(d) Compute current rising time t₁ and current falling time t₂

$$t_{_{1}} = \frac{L_{_{M}} \times I_{_{P,PK,MAX}}}{V_{_{BUS}}} = \frac{1.30 mH \times 0.562 A}{\sqrt{2} \times 90 V} = 5.739 \mu s$$

$$t_{2} = \frac{L_{_{m}} \times I_{_{P,PK,MAX}}}{N_{_{PS}} \times (V_{_{OUT}} + V_{_{D,F}})} = \frac{1.30 mH \times 0.562 A}{17 \times (5V + 1V)} = 7.282 \mu s$$

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} = \pi \times \sqrt{1.30 \text{mH} \times 100 \text{pF}} = 1.133 \mu \text{s}$$

$$t_s = t_1 + t_2 + t_3 = 6.86\mu s + 9.10\mu s + 1.02\mu s = 14.15\mu s$$

(e) Compute primary maximum RMS current I_{P-RMS-MAX} for the transformer fabrication.

$$I_{P,RMS,MAX} = \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_1}{t_S}} = \frac{\sqrt{3}}{3} \times 0.562 A \times \sqrt{\frac{5.739 \mu s}{1.133 \mu s}} = 0.207 A$$

(f) Compute secondary maximum peak current I_{S-PK-MAX} and RMS current I_{S-RMS-MAX} for the transformer fabrication.

$$I_{S_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} = 17 \times 0.562A = 9.552A$$

$$I_{S,RMS,MAX} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P,PK,MAX} \times \sqrt{\frac{t_2}{t_S}} = 17 \times \frac{\sqrt{3}}{3} \times 0.562 A \times \sqrt{\frac{7.282}{14.15}} = 3.956 A$$

#3. Select secondary power diode

Refer to Power Device Design

Compute the voltage and the current stress of secondary power diode

$$V_{D_{\perp}R_{\perp}MAX} = \frac{\sqrt{2}V_{AC_{\perp}MAX}}{N_{PS}} + V_{OUT} = \frac{\sqrt{2} \times 264V}{17} + 5V = 26.962V$$

$$I_{D_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} = 17 \times 0.562A = 9.552A$$

$$I_{D \text{ AVG}} = 2.1 \text{ A}$$

#4. Select the input capacitor C_{IN}





Refer to input capacitor C_{IN} Design

Known conditions at this step				
$V_{AC,MIN}$	90V	$\Delta { m V}_{ m BUS}$	$30\% V_{AC,MIN}$	

$$C_{\text{BUS}} = \frac{\arcsin(1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2} V_{\text{AC,MIN}}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{\text{OUT}}}{\eta} \times \frac{1}{2f_{\text{IN}} V_{\text{AC,MIN}}^2 [1 - (1 - \frac{\Delta V_{\text{BUS}}}{\sqrt{2} V_{\text{AC,MIN}}})^2]}$$

$$= \frac{\arcsin(1 - \frac{0.3 \times \sqrt{2} \times 90 \text{V}}{\sqrt{2} \times 90 \text{V}}) + \frac{\pi}{2}}{\pi} \times \frac{10.5 \text{W}}{0.85} \times \frac{1}{2 \times 50 \times 90 \text{V}^2 \times [1 - (1 - \frac{0.3 \times \sqrt{2} \times 90 \text{V}}{\sqrt{2} \times 90 \text{V}})^2]}$$

$$= 22.33 \text{uF}$$

 $= 22.33 \mu F$

Set: $C_{BUS}=20 \mu F$

Where ΔV_{BUS} is the voltage ripple of BUS line.

#5. Set VIN pin

Refer to Start up

Conditions			
$V_{BUS-MIN}$	$90V \times \sqrt{2}$	$V_{ m BUS\text{-}MAX}$	$264V \times \sqrt{2}$
I_{ST}	4μA (Max)	V _{IN-ON}	14.7V (typical)
I _{VIN-OVP}	7.5mA (typical)	t_{ST}	2s (designed by user)

(a) R_{ST} is preset

$$R_{_{ST}} \! < \! \frac{V_{_{BUS}}}{I_{_{ST}}} \! = \! \frac{90V \! \times \! \sqrt{2}}{4 \mu A} \! = \! 31.81 M \Omega \; , \label{eq:R_ST}$$

$$R_{ST} \! > \! \frac{V_{BUS}}{I_{VIN_OVP}} \! = \! \frac{264V \! \times \! 1.414}{7.5 mA} \! = \! 49.77 k\Omega$$

Set R_{ST}

$$R_{ST} = 6M$$

(b) Design C_{VIN}

$$C_{_{VIN}}\!=\!\frac{(\frac{V_{_{BUS}}}{R_{_{ST}}}\!-\!I_{_{ST}})\!\times\!t_{_{ST}}}{V_{_{VIN,\,ON}}}\!=\!\frac{(\frac{90V\!\times\!1.414}{6M\Omega}\!-\!4\mu\text{A})\!\times\!2\text{s}}{14.7V}\!=\!2.34\mu\text{F}$$

Set C_{VIN}





 C_{VIN} =3.3 μF

#6. Set current sense resistor to achieve ideal output current

Refer to Primary-side constant-current control

Known conditions at this step				
k_1 0.5 N_{PS} 17				
V_{REF} 0.42V $I_{OUT,LIM}$ 2.52A				

The current sense resistor is

$$R_{S} = \frac{k_{1} \times V_{REF} \times N_{PS}}{I_{OUT}}$$
$$= \frac{0.5 \times 0.42 V \times 17}{2.52 A}$$
$$= 1.417 \Omega$$

Set R_S

$$R_{\rm S} = 1.3\Omega$$

#7. Set VSEN pin

Refer to V_{OUT}

First compute R_{VSENU}

Conditions			
V_{OUT}	5V	$V_{ m VSEN_REF}$	1.25V
R _{Cable}	0.11Ω	N_S	5
N_{AUX}	17	K_3	17.5u

$$R_{_{VSENU}} = \frac{N_{_{P}}}{N_{_{S}}} \cdot R_{_{Cable}} \cdot \frac{N_{_{AUX}}}{N_{_{S}}} \cdot \frac{1}{2K_{_{3}} \cdot R_{_{S}}} = 99.8 K\Omega$$

Set R_{VSENU}

$$R_{VSENU} = 100 \text{K}\Omega$$

Then compute R_{VSEND}


$$R_{\text{VSEND}} = \frac{R_{\text{VSENU}}}{\frac{V_{\text{OUT}}N_{\text{AUL}}}{V_{\text{VSEN,RFF}}N_{\text{S}}} - 1} = \frac{100K}{(\frac{5V \times 17}{1.25V \times 7} - 1)} = 11.49K$$

Set R_{VSEND}


$$R_{VSEND} = 11.2k\Omega$$



#8. Final result



SO8 Package Outline & PCB Layout Design



Notes: All dimensions are in millimeters.

All dimensions don't include mold flash & metal burr.